This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problems Mailbox.

÷		



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) EP 0 598 295 B1

(12)

EUROPEAN PATENT SPECIFICATION

- (45) Date of publication and mention of the grant of the patent:14.10.1998 Bulletin 1998/42
- (51) Int Cl.6: H04N 7/24, H04N 7/52

- (21) Application number: 93118046.7
- (22) Date of filing: 08.11.1993
- (54) Video and audio signal multiplexing apparatus and separating apparatus

Video- und Audiosignalmultiplex- und -trennvorrichtungen
Appareils de multiplexage et de séparation des signaux vidéo et audio

- (84) Designated Contracting States: DE FR GB
- (30) Priority: 17.11.1992 JP 306706/92 13.04.1993 JP 85948/93 13.04.1993 JP 85949/93
- (43) Date of publication of application: 25.05.1994 Bulletin 1994/21
- (73) Proprietor: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
 Kadoma-shi, Osaka-fu, 571 (JP)

- (72) Inventor: Nakamura, Kazuhiko Higashiosaka-shi, Osaka-fu, 578 (JP)
- (74) Representative: Kügele, Bernhard et al NOVAPAT-CABINET CHEREAU,
 9, Rue du Valais
 1202 Genève (CH)
- (56) References cited: **US-A- 4 542 406**
 - PATENT ABSTRACTS OF JAPAN vol. 017, no. 148 (E-1338) 24 March 1993 & JP-A-04 313 979 (SONY CORP.) 5 November 1992

P 0 598 295 B1

Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a system for multiplexing and transmitting a digital audio signal and a digital video signal, and more particularly to a signal multiplexing apparatus for multiplexing a digital audio signal and a digital video signal, and a signal separating apparatus for separating the digital audio signal and the digital video signal from the transmitted multiplexed signal.

2. Description of the Prior Art

Recently, as the method for transmitting digital video signals in a broadcasting station, the serial transmission system of transmitting digital data in a serial form has come to be used progressively. This transmission system is standardized as SMPTE (Society of Motion Picture and Television Engineers) 259M Standard. In this standard, in the synchronizing signal portion of the digital video signal, other signal than the video signal can be multiplexed and transmitted, and as an example thereof, the digital audio signal is multiplexed.

In such transmission apparatus, an audio signal entered in one line of a video signal is multiplexed and transmitted in the horizontal synchronizing period of the next or subsequent video signal. A buffer RAM (random access memory) is required for time axis correction of the audio signal in each of the transmitter and receiver. Generally, no audio signal is multiplexed in the line for changing over the video signal or in the next line to prevent influences of the changeover on the audio signal. In particular, in the composite video signal, audio signal is not multiplexed in the line containing the equalizing pulse, and the audio signals to be transmitted in this period are multiplexed together in a vertical synchronizing period, so that a buffer RAM of a sufficiently large capacity is required.

A structural example of such buffer RAM is disclosed in Japanese Laid-open Patent Application N° JP-A-04 313 979. In this known art, a memory of two ports is used for time axis correction of audio signal. The writing address is compared with a value obtained by adding a specified value to the reading address, and the reading address is controlled so that the reading address added with the specified value may not overrun the writing address,

In this method, it is guaranteed only that the writing address is ahead of the reading address by the specified value. The mean value of the differences between the writing address and reading address is guaranteed more than the specified value, but does not become just the specified value. Therefore, the delay of the audio signal with respect to the video signal is not constant, and it varies depending on the initial state of the trans-

mitting apparatus or the line from which the input video signal begins to be inputted. Fluctuation of the delay time of the audio signal is disadvantageous when the timings of the video and audio signals are adjusted to be the same by delaying the video signal with respect to the audio signal before transmission or after transmission.

SUMMARY OF THE INVENTION

It is hence a primary object of the invention to present a video signal and audio signal multiplexing apparatus and separating apparatus capable of easily keeping the isochrony of a video signal and an audio signal by setting constant the delay time of the audio signal with respect to the video signal.

To achieve the above object, the invention provides a control of a buffer memory for time axis adjustment of an audio signal, in which the number of audio signal samples in the buffer memory is detected in every n fields (n being a positive integer) of a video signal, and a read address or a write address of the buffer memory is preset when the detected number of samples reaches a specified value, thereby keeping constant the number of audio signal samples in the buffer memory at the inspection point occurring at intervals of n fields.

Alternatively, the number of audio signal samples in the buffer memory is inspected in one field or more, a line having a maximum value or a minimum value of the detected number of samples is stored, and thereafter the number of audio signal samples in the buffer memory in the line is similarly kept at a specified value, so that the capacity of the buffer memory may be utilized effectively.

On the other hand, as a method of recovering the isochrony of the video signal and audio signal, a delay time of the audio signal with respect to the video signal in a predetermined line of the video signal is kept constant at the transmission side, and the video signal is delayed at the reception side to recover the isochrony of the two signals on the basis of the delay time of the audio signal with respect to video signal in the same line.

Particularly, in order to achieve the above objects, the present invention relates to a signal multiplexing apparatus for multiplexing a digital signal on a digital video signal, comprising:

- a buffer memory for temporarily storing an input digital audio signal for time axis adjusting;
- means for generating a multiplexing timing signal by detecting a sync signal period of an input digital video signal;
- an audio signal formatter for packetting a digital audio signal outputted from the buffer memory into a packet in a format suited to multiplexing according to the multiplexing timing signal; and
- a multiplexing circuit for multiplexing the packet on the input digital video signal according to the multi-

45

plexing timing signal to obtain a multiplexed digital video signal,

which is characterized by further comprising:

field timing generating means for generating a field timing signal which is a timing pulse occurring at a specific video line in every n fields of the video signal, where n is a positive integer;

audio data quantity detecting means for detecting the number of audio data samples in the buffer memory in response to the field timing signal; and address presetting means for presetting a read address or a write address of the buffer memory so as to keep constant the number of audio data samples in the buffer memory in every n fields when the detected number of audio data samples is out of a specific range or different from a specified value, whereby a time delay of the multiplexed audio signal with respect to the video signal is kept constant.

The present invention also relates to a corresponding signal separating apparatus for separating a digital audio signal from an input multiplexed digital video signal on which a digital audio signal is multiplexed.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram showing an embodiment of a signal multiplexing apparatus of the invention.

Fig. 2 is a block diagram showing an embodiment of a signal separating apparatus of the invention.

Fig. 3 is a block diagram showing an embodiment of application of the invention in both transmission and reception.

Fig. 4 is a block diagram showing another embodiment of a signal separating apparatus of the invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

An embodiment of a signal multiplexing apparatus of the invention is shown in Fig. 1. An input digital video signal AO is supplied into a field timing generating circuit 1, a multiplexing timing generating circuit 2, and a multiplexing circuit 8. On the other hand, an input digital audio signal CO, which is generally serial, is converted into a parallel data EO in an audio input circuit 5 comprising a serial/ parallel converting circuit 5a and an audio clock reproducing circuit 5b, and is fed into a buffer RAM 6 together with a write clock FO. The buffer RAM 6 comprises a write address counter 6a, a read address counter 6b, and a memory 6c having two ports for read and write. The write address counter is incremented in response to the write clock FO, and the read address counter is incremented in response to a read clock LO.

The multiplexing timing generating circuit 2 comprises a video sync signal detecting circuit 2a, a hori-

zontal period counter 2b, and a decoder 2c. The multiplexing timing generating circuit 2 detects the synchronizing period of the video signal for multiplexing the audio signal, and generates timing signals N0, P0 for multiplexing. By this timing signal NO, an audio signal data formatter 7 comprising a latch circuit 7a, a selector circuit 7b, and a header generating circuit 7c issues the read clock L0 to the buffer RAM 6 to read out an audio signal data M0, and issues the audio signal data M0 by converting it into a packet Q0 in a format to be multiplexed to the video signal. This packet Q0 is supplied to the multiplexing circuit 8. The multiplexing circuit 8, which comprises a selector circuit 8a, changes over the digital video signal A0 and the audio signal data packet Q0 in time division depending on the timing signal PO, and issues a multiplexed video signal RO.

On the other hand, in the field timing generating circuit 1, which comprises a video sync signal detecting circuit 1a, a horizontal period counter 1b, a video line counter 1c, a field period counter 1d, and a decoder le, detects the field period from the video signal AO, and generates one pulse in every n fields (n being a positive integer) as a field timing signal DO. Herein, n denotes the number of fields in which the number of samples of audio signal in this period is always a positive integer. When the video signal is NTSC and the sampling frequency of the audio signal is 48 kHz, the number of audio signal samples in a five-frame period of the video signal is 8008 samples, so that n=10 (or n=5) may be selected. In a buffer RAM data quantity inspecting circuit 3, at the timing of the frame timing signal DO, an address difference between a read address HO from the read address counter 6b and a write address GO from the write address counter 6a is determined in a subtractor 3b, and is compared in a comparator 3a with a specified value BO set by a specified data quantity setting means 9. When the address difference is different from the specified value BO, a preset pulse K0 is issued to the read address counter 6b. Accordingly, a read address preset value JO obtained by subtracting the specified value BO from the write address GO in a read address setting circuit 4 comprising a subtractor 4a is preset in the read address counter 6b. As a result, the effective audio signal data quantity in the buffer RAM becomes equal to a value corresponding to the specified value BO. As long as the audio signal is synchronized with the video signal, the audio signal data quantity in each of the subsequent inspection timings is kept constant. If a switching between video signal and audio signal should occur, presetting of the read address occurs at the inspection timing right after the switching, so that the audio signal data quantity in the buffer RAM is also equal to a value corresponding to the specified value in the subsequent inspection timings.

Incidentally, by setting the specified value B0 from outside of the apparatus, it is possible to control the delay time of the audio signal with respect to the video signal by making use of the buffer RAM 6.

Furthermore, by setting the inspection timing at the timing when the data quantity in the buffer RAM is expected to be minimum, underflow of the buffer RAM 6 can be prevented by setting the specified value BO specified from outside to be larger than 0. Therefore, the delay time can be controlled while easily preventing underflow of the buffer RAM.

In this embodiment, an example of generating the field timing from video signal is shown, but the field timing may be generated from other signal accompanying the video signal, for example, the composite sync signal.

Fig. 2 shows an embodiment of a signal separating apparatus of the invention.

An audio-multiplexed digital video signal A1 is fed into an audio data separating circuit 102 and a field timing generating circuit 101. In the audio data separating circuit 102, from the information in a header part of a packet of audio data multiplexed on the video signal, a signal N1 indicating the audio data multiplexed period is generated, and an audio data is separated as a parallel data M1 by an audio signal data deformatter 107 comprising a multiplexer 107a and a latch circuit 107b. This parallel audio data M1 is fed into a buffer RAM 106 together with a write clock L1. The buffer RAM 106 comprises a write address counter 106a, a read address counter 106b, and a memory 106c having two ports for read and write. The write address counter 106a is incremented in response to the write clock L1, and the read address counter 106b is incremented in response to a read clock F1 generated by an audio clock generating circuit 110. In an audio output circuit 105, a parallel audio data E1 is read out from the buffer RAM 106 by the read clock F1, converted into a format of AES (Audio Engineering Society) or EBU (European Broadcasting Union), etc., and issued as a serial digital audio signal C1.

On the other hand, in the field timing generating circuit 101, the line, field, frame, etc. of the video signal are detected from the sync signal in the video signal, and one pulse is issued as a field timing signal D1, for example, in every audio frame period, that is, in every video field period in which the number of audio samples may be a positive integer. In a buffer RAM data quantity inspecting circuit 103, an address difference H1-G1 between a read address H1 from the read address counter 106b and a write address G1 from the write address counter 106a is calculated in a subtractor 103b, and is compared in a comparator 103a with a specified value B1 determined by a specified data quantity setting means 109. When the address difference H1-G1 at the timing of the field timing signal D1 is different from the specified value B1, a preset pulse K1 is issued to the read address counter 106b. Accordingly, a read address preset value J1 obtained by subtracting the specified value B1 from the write address G1 calculated in a read address setting circuit 104 is preset in the read address counter 106b. As a result, the effective audio signal data quantity in the buffer RAM 106 is equal to a specified data quantity corresponding to the specified value. As

far as the audio signal is synchronized with the video signal, the audio signal data quantity is kept constant in the subsequent inspection timings. If a switching between video signal and audio signal occurs, presetting occurs to the read address at the inspection timing right after the switching, so that the audio signal data quantity in the buffer RAM is kept equal to the specified data quantity in the subsequent inspection timings.

An embodiment of a transmission apparatus applying the invention in both transmission and reception side is shown in Fig. 3. At the transmission side, a video signal a passes through a video delay circuit 331 having a specific delay time, and enters a video-audio multiplexing circuit 332. On the other hand, an audio signal b passes through an audio delay circuit 333 capable of varying its delay time, and enters the video-audio multiplexing circuit 332 to be multiplexed on the video signal. A video line position data c for defining a delay time is fed into the video-audio multiplexing circuit 332. A specified delay time d is fed into the audio delay circuit 333 and video-audio multiplexing circuit 332. In the video-audio multiplexing circuit 332, for example, according to the method described with reference to Fig. 1, that is, by the method of keeping constant the audio data quantity in the buffer RAM in a video line specified by the video line position data c, while keeping the audio delay time in this line at a specific value, an audio signal b' is multiplexed on a video signal a'. In the audio delay circuit 333, the audio delay time is varied so that the delay time of the audio signal with respect to the video signal in the video line defined by the video line position data c of the transmission data g after multiplexing may be the specified delay time d. That is, the delay time of the audio delay circuit 332 is set so that the sum of the delay time by the video delay circuit 331 and the specified delay time d may be equal to the sum of the delay time by the audio delay circuit 332 and the delay time in the specific line by the video-audio multiplexing circuit. A delayed data formatter 334 converts the video line position data c and specified delay time d into such a format as to be multiplexed on the video signal, and the delayed data f is multiplexed on the video signal e by the delayed data multiplexing circuit 335 to be the transmission data g.

At the reception side, the transmission data g is fed into a video-audio separating circuit 336 to be separated into a video signal h and an audio signal i. The video signal h is issued as a video signal h' after being delayed for a specific time in a video delay circuit 338 having a specific delay time. From the transmission data g, moreover, a video line position data c' and a specified delay time d' are separated in a delayed data separating circuit 337. The video line position data c' enters the video-audio separating circuit 336, and the audio delay time with respect to the video signal at a line indicated by the video line position data c' is kept constant by the method explained with reference to Fig. 2. The specified delay time d' is fed into an audio delay circuit 339 capable of varying

25

its delay time, and the delay time is set on the basis of this specified delay time d'so as to recover the isochrony of the video signal h' and the audio signal i'. That is, the delay time of the audio delay circuit 339 is set so that the sum of the specified delay time d', the delay time in the video line specified by the video line position data c' in the video-audio separating circuit 336, and the delay time in the audio delay circuit 339 may be equal to the delay time in the video delay circuit 338.

In this constitution, the isochrony of the video signal h' and audio signal i' can be securely recovered regardless of the manner of multiplexing the audio signal at the transmission side.

In the foregoing description, means for delaying the video signal is provided in each of the transmission side and reception side, but the delay of the video signal may be provided on either side only, or if the video signal is delayed from the audio signal in the case of, for example, prior reading of audio signal, the delay means may not be necessarily required. Incidentally, the audio delay circuit 332 may not be required, or a fixed-delay circuit may be usable. In this case, the specified delay time d may be varied accordingly.

The constitutions of the video-audio multiplexing circuit and video-audio separating circuit are described with reference to Fig. 1 and Fig. 2, but it is not limitative as far as the delay time in a specific line is constant. Furthermore, if the delay time in specific line is not constant, as far as the delay time in the specific line, that is, the audio data quantity in the buffer RAM, can be detected, the invention can be realized by varying the delay time of the audio delay circuit 339 by the detected delay time, that is, by setting the delay time of the audio delay circuit so that the delay by the delay time detected by the audio-video separating circuit, the transmitted specified delay time and the delay time of the audio delay circuit may be equal to the delay time of the video delay circuit.

Furthermore, by preliminarily specifying the specific video line position and the specified delay time at the transmission side and reception side, transmission of the video line position data c and the specified delay time d is not necessary, nor is necessary to vary the delay time of the audio delay circuit.

Fig. 4 shows another embodiment of a signal separating apparatus of the invention. An audio-multiplexed digital video signal A2 is fed into an audio data separating circuit 202 comprising a pattern matching header detecting circuit 202a, a counter 202b, and a decoder 202c, and a field timing generating circuit 201 comprising a sync signal detecting circuit 201a, a horizontal period counter 201b, a video line counter 201c, and a field period counter 201d. In the audio data separating circuit 202, a signal N2 showing the period in which the audio data is multiplexed is generated from the information in a header part of a packet of audio data multiplexed on the video signal, and the audio data is separated as a parallel data M2 by an audio signal data deformatter 207

comprising a multiplexer 207a and a latch circuit 207b. The parallel audio data M2 is fed into a buffer RAM 206 together with a write clock L2. The buffer RAM 206 comprises a write address counter 206a, a read address counter 206b, and a memory 206c having two ports for read and write. The write address counter 206a is counted up in response to the write clock L2, and the read address counter 206b is counted up in response to a read clock F2 generated in an audio clock generating circuit 216. An audio output circuit 205 reads out a parallel audio data E2 from the buffer RAM 206 by the read clock F2, converts the audio data E2 into a standard format of AES (Audio Engineering Society) or EBU (European Broadcasting Union), and issues a serial digital audio signal C2.

On the other hand, in the field timing generating circuit 201, the line, field, frame, and others of the video signal are detected from the sync signal in the video signal, and time position information such as line, field and frame of the video signal is detected and issued. In a subtractor 203, an address difference T2 = H2-G2 of a read address H2 from the read address counter 206b and a write address G2 from the write address counter 206a is calculated.

Initially, it is supposed that an inspection mode signal W2 from an inspection mode determining circuit 214 comprising a field timer 214a and a mode latch 214b indicates a minimum value detection mode. In this mode, a minimum value detecting circuit 210 always detects a minimum value of the address difference T2. Every time the minimum value is updated, a time position hold signal U2 is issued to a minimum value timing hold circuit 209, and at this timing the time position of line, field, frame and others is held. In this mode, buffer RAM address collision, that is, whether the address difference T2 may be 0 or not, is detected by an address collision detecting circuit 211, and an address collision detection signal X2 is issued. A selector 215 selects the address collision detection signal X2 as a read address preset signal K2, and the read address setting circuit 204 issues a value right after the write address G2 as a preset data J2. Therefore, when detecting the address collision, the read address H2 is the value right after the write address G2. Accordingly, the minimum value detected by the minimum value detecting circuit 210 is updated to a proper value.

When absence of address collision over a specified period such as the audio frame period is detected by the field timer 214a, the mode latch 214b changes the inspection mode signal W2 to a stationary mode. In this mode, the fluctuation of the audio data quantity in the buffer RAM has been settled by the minimum value detection mode within the range of the buffer RAM capacity (that is, address collision does not occur), and the time position of the line, field, frame and others of the video signal in which the data quantity becomes the minimum value has been held in the minimum value timing hold circuit 209. Coincidence of a minimum value time posi-

tion Z2 and present time position information S2 is detected by the minimum value timing detecting circuit 213, and a time position coincidence signal V2 is issued to the inspection mode determining circuit 214. The inspection mode determining circuit 214 issues only a first time position coincidence signal V2 after setting in the stationary mode to the selector 215 as V2'. In the stationary mode, the selector 215 issues this time position coincidence signal V2' as a preset pulse K2 of the read address counter 206b. The read address setting circuit 204 subtracts a specified value B2 from the write address G2, and issues a read address preset value J2. This read address preset value J2 is preset in the read address counter 206b. As a result, the effective audio signal data quantity in the buffer RAM 206 becomes equal to a specified data quantity corresponding to the specified value B2. Thereafter, in a buffer RAM data quantity inspecting circuit 212, at every timing of the time position coincidence signal V2, it is judged if the address difference T2 is matched with the specified value B2 from the specified data quantity setting means 209. As far as the audio signal is synchronized with the video signal, the audio signal data quantity in each of the subsequent time position coincidence timings is equal to the specified data quantity. If not coinciding, it is judged that a switching between the video signal and audio signal has took place, and a mismatching signal 12 is issued. If the mismatching signal 12 is issued, the inspection mode determining circuit 214 sets the inspection mode signal W2 in the minimum value detection mode again, and the minimum value is initially set in the minimum value detecting circuit 210, so that the same algorithm is repeated.

Accordingly, the operating point of the buffer RAM can be specified by the minimum value, and the capacity of the buffer RAM can be effectively utilized, so that the isochrony of picture and sound is recovered in a buffer RAM of small capacity.

In the embodiment, only the minimum value of the data quantity in the buffer RAM was determined, but it is also possible to control the buffer RAM by determining a maximum value of the data quantity, or both the maximum value and minimum value.

Claims

 A signal multiplexing apparatus for multiplexing a digital audio signal on a digital video signal, comprising:

a buffer memory (6) for temporarily storing an input digital audio signal for time axis adjusting; means (2) for generating a multiplexing timing signal by detecting a sync signal period of an input digital video signal;

an audio signal formatter (7) for packetting a digital audio signal outputted from the buffer

memory into a packet in a format suited to multiplexing according to the multiplexing timing signal; and

a multiplexing circuit (8) for multiplexing the packet on the input digital video signal according to the multiplexing timing signal to obtain a multiplexed digital video signal,

characterized by further comprising:

field timing generating means (1) for generating a field timing signal which is a timing pulse occurring at a specific video line in every n fields of the video signal, where n is a positive integer;

audio data quantity detecting means (3) for detecting the number of audio data samples in the buffer memory in response to said field timing signal; and

address presetting means (4) for presetting a read address or a write address of the buffer memory so as to keep constant the number of audio data samples in the buffer memory in every n fields when the detected number of audio data samples is out of a specific range or different from a specified value, whereby the time delay of the multiplexed audio signal with respect to the video signal is kept constant.

- 30 2. A signal multiplexing apparatus according to claim 1, further comprising means (9) for varying the specified value so as to vary the delay time of the multiplexed audio signal with respect to the video signal.
 - 3. A signal multiplexing apparatus according to claim 1, wherein the field timing generating means (1) includes means (1c,1d) for detecting the specific video line of the video signal, and generates the field timing signal at the specific video line in every n fields of the video signal, thereby keeping constant the delay time of the multiplexed audio signal with respect to the video signal at the specific video line.
- 45 4. A signal multiplexing apparatus according to claim 3, further comprising a delay circuit (331,333) for delaying at least one of the input digital video signal and the input digital audio signal, a delay time of the delay circuit being set so as to keep constant the delay time of the multiplexed audio signal with respect to the video signal at the specific video line.
 - A signal multiplexing apparatus according to claim 4, wherein the delay time of the multiplexed audio signal with respect to the video signal at the specific video line is 0.
 - 6. A signal multiplexing apparatus according to claim

55

15

20

25

30

- 4, further comprising means (335) for multiplexing on the video signal a data showing at least one of the specific video line and the delay time of the multiplexed audio signal with respect to the video signal at the specific video line.
- A signal separating apparatus for separating a digital audio signal from an input multiplexed digital video signal on which a digital audio signal is multiplexed, comprising:

means (102; 202) for generating a separation timing signal showing a multiplexed position of the digital audio signal from the input multiplexed digital video signal;

means (107; 207) for separating the digital audio signal from the input multiplexed digital video signal according to the separation timing signal;

a buffer memory (106; 206) for temporarily storing the separated digital audio signal for time axis adjusting;

an audio clock generating circuit (110; 210) for generating an audio clock; and

memory control means (105; 205) for reading the audio data from the buffer memory by the audio clock to obtain an output audio signal,

characterized by further comprising:

field timing generating means (101; 210,230) for generating a field timing signal which is a timing pulse occurring at a specific video line in every n fields of the video signal, where n is a positive integer;

audio data quantity detecting means (103; 203) for detecting the number of audio data samples in the buffer memory in response to the field timing signal; and

address presetting means (104; 204) for presetting a read address or a write address of the buffer memory so as to keep constant the number of audio data samples in the buffer memory in every n fields when the detected number of audio data samples is out of a specified range or different from a specified value, whereby the time delay of the output audio signal with respect to the video signal is kept constant

- A signal separating apparatus according to claim 7, further comprising means (109) for varying the specified value so as to vary the delay time of the output audio signal with respect to the video signal.
- A signal separating apparatus according to claim 7, wherein the field timing generating means (101) includes means (101c, 101d) for detecting the specific

video line of the video signal, and generates the field timing signal at the specific video line in every n fields of the video signal, thereby keeping constant the delay time of the output audio signal with respect to the video signal at the specific video line.

- 10. A signal separating apparatus according to claim 9, further comprising a separating circuit (337) for separating a data showing the specific video line multiplexed on the input multiplexed digital video signal, wherein the field timing generating means (101) generates the field timing signal at the video line coinciding with the specific video line indicated by the detected data.
- 11. A signal separating apparatus according to claim 9, further comprising a delay circuit (338,339) for delaying at least one of the digital video signal and the output digital audio signal, a delay time of the delay circuit being set so as to compensate for a delay time caused due to multiplexing and separation of the output audio signal with respect to the video signal at the specific video line to thereby recover isochrony of the output video signal and the output audio signal.
- 12. A signal separating apparatus according to claim 11, further comprising a separating circuit (337) for separating a data showing a delay time of the multiplexed digital audio signal with respect to the digital video signal in the specific video line multiplexed on the input multiplexed digital video signal, wherein the delay time of the delay circuit is set according to the delay time indicated by the data.
- 13. A signal separating apparatus according to claim 7, wherein the field timing generating means (210,213) includes minimum value/maximum value detecting means (210) for detecting at least one of a minimum value and a maximum value of the detected number of audio data samples in a specific period and detecting a video line at which the minimum value or the maximum value is detected, and determines as the specific video line the video line at which the minimum value or the maximum value has been detected.
- 14. A signal separating apparatus according to claim 13, further comprising a synchronous error detecting circuit (211) for detecting a synchronous error when the detected number of audio data samples is out of the specified range or different from the specified value.
- 5 15. A signal separating apparatus according to claim 14, further comprising means (214) for controlling said apparatus so as to start again from the detection of the minimum value or maximum value by the

10

15

30

35

40

45

50

minimum value/maximum value detecting means (210) for the specific period when the synchronous error is detected by the synchronous error detecting circuit (211).

Patentansprüche

 Signalmultiplexvorrichtung zum Multiplexen eines digital Audiosignals auf ein digitales Videosignal, mit:

> einem Pufferspeicher (6) zum temporären Speichern eines digitalen Eingangsaudiosignals zum Adjustieren der Zeitachse; Mitteln (2) zum Erzeugen eines Multiplexzeitsignals zur Erkennung einer Periode des Sync-Signals eines digitalen Videoeingangssignals; eine Formatierungseinrichtung (7) des Audiosignals zum Paketieren eines digitalen Audiosignals, welches vom Pufferspeicher ausgegeben wird, in ein Paket, in einem Format welches zum Multiplexen entsprechend des Multiplexzeitsignals geeignet ist; und einem Multiplexschaltkreis (8) zum Multiplexen des Pakets auf das digitale Videoeingangssignal entsprechend dem Multiplexzeitsignal um ein digitales Multiplexvideosignal zu erhalten,

gekennzeichnet durch:

Feldzeiterzeugungsmittel (1) zum Erzeugen eines Feldzeitsignals, dargestellt durch einen Zeitimpuls welcher alle n Felder des Videosignals in einer spezifischen Videolinie auftritt, wobei n eine positive ganze Zahl ist; Audiodatenquantitätserkennungsmittel (3) zum

Audiodatenquantitätserkennungsmittel (3) zum Erkennen der Anzahl von Audiodatenmustern im Pufferspeicher, als Folge des Feldzeitsignals; und

Adressenvoreinstellungsmittel (4) zum Voreinstellen einer Leseadresse oder eine Schreibadresse des Pufferspeichers um die Anzahl von Audiodatenmustern im Pufferspeicher in allen n Feldern konstant zu halten wenn die erkannte Anzahl der Audiodatenmuster ausserhalb eines spezifischen Bereichs oder verschieden von einem spezifischen Wert ist, wobei die Zeitverschiebung des gemultiplexten Audiosignals im Vergleich zum Videosignal konstant gehalten wird.

Signalmultiplexvorrichtung nach Anspruch 1, welche ferner Mittel (9) aufweist zum Varieren des spezifischen Wertes um die Zeitverschiebung des gemultiplexten Audiosignals im Vergleich zum Videosignal zu verändern.

- 3. Signalmultiplexvorrichtung nach Anspruch 1, in der die Feldzeiterzeugungsmittel (1) Mittel (1c, 1d) zum Erkennen der spezifischen Videolinie des Videosignals aufweisen, und in der spezifischen Videolinie in allen n Feldern des Videosignals das Feldzeitsignal erzeugen, wobei die Zeitverschiebung des gemultiplexten Audiosignals im Vergleich zum Videosignal an der spezifischen Videolinie konstant gehalten wird.
- 4. Signalmultiplexvorrichtung nach Anspruch 3, welche ferner einen Verzögerungschaltkreis (331,333) zum Verzögern von mindestens einem des digitalen Videoeingangssignals und des digitalen Audioeingangssignals aufweisen, wobei die Zeitverzögerung des Verzögerungsschaltkreises so eingestellt ist, dass die Zeitverschiebung des gemultiplexten Audiosignals im Vergleich zum Videosignal an der spezifischen Videolinie konstant gehalten wird.
- Signalmultiplexvorrichtung nach Anspruch 4, in der die Zeitverschiebung des gemultiplexten Audiosignals im Vergleich zum Videosignal an der spezifischen Videolinie 0 ist.
- 6. Signalmultiplexvorrichtung nach Anspruch 4, welche femer Mittel (335) aufweist zum Multiplexen von Daten auf das Videosignal, welche mindestens eine von den spezifischen Videolinien und der Zeitverschiebung des gemultiplexten Audiosignal im Vergleich zum Videosignal an der spezifischen Videolinie zeigt.
- 7. Signaltrennvorrichtung zum Trennen eines digitalen Audiosignals von einem gemultiplexten digitalen Videoeingangssignal auf dem ein digitales Audiosignal in gemultiplexter Weise aufgelagert ist, mit:

Mitteln (102; 202) zum Erzeugen eines Trennzeitsignals welches eine gemultiplexte Position des digitalen Audiosignals vom digitalen gemultiplexten Videoeingangssignal zeigt;

Mitteln (107; 207) zum Trennen des digitalen Audiosignals vom gemultiplexten digitalen Videoeingangssignal entsprechend des Trennzeitsignals;

einem Pufferspeicher (106; 206) zum temporären Speichern des getrennten digital Audiosignals zur Zeitachsenadjustierung;

einem Audiozeitbasisverzögungsschaltkreis (110; 210) zum Erzeugen einer Audiozeitbasis; und

Speicherkontrolleinrichtungen (105; 205) zum Lesen der Audiodaten aus dem Pufferspeicher mittels der Audiozeitbasis um ein Audioausgangssignal zu erhalten,

20

30

35

ferner gekennzeichnet durch:

Feldzeiterzeugungsmittel (101; 210, 230) zum Erzeugen eines Feldzeitsignals, dargestellt durch einen Zeitimpuls welcher in allen n Feldern des Videosignals an einer spezifischen Videolinie auftritt, wobei n eine positive ganze Zahl ist:

Audiodatenquantitätserkennungsmittel—(103; 203) zum Erkennen der Anzahl von Audiodatenmustern im Pufferspeicher als Folge des Feldzeitsignals; und

Adressenvoreinstellungsmittel (104; 204) zum Voreinstellen einer Leseadresse oder einer Schreibadresse des Pufferspeichers um die Anzahl der Audiodatenmuster im Pufferspeicher in allen n Feldem konstant zu halten wenn die erkannte Anzahl von Audiodatenmustern ausserhalb eines spezifischen Bereichs oder unterschiedlich von einem spezifischen Wert ist wobei die Zeitverzögerung des Audioausgangssignales im Vergleich zum Videosignal konstant gehalten wird.

- Signaltrennvorrichtung nach Anspruch 7, welche ferner Mittel (109) aufweist zum Varieren des spezifischen Wertes um die Zeitverschiebung des Audioausgangssignals im Vergleich zum Videosignal zu varieren.
- 9. Signaltrennvorrichtung nach Anspruch 7, in der die Feldzeiterzeugungsmittel (101) Mittel (101c, 101d) zum Erkennen der spezifischen Videolinie eines Videosignal enthalten und welche das Feldzeitsignal an der spezifischen Videolinie in allen n Feldern des Videosignals erzeugt, wodurch die Zeitverzögerung des Audioausgangssignals im Vergleich zum Videosignal an der spezifischen Videolinie konstant gehalten wird.
- 10. Signaltrennvorrichtung nach Anspruch 9, welche ferner einen Trennschaltkreis (337) zum Trennen von Daten, welche die spezifische Videolinie zeigen die auf das digitale gemultiplexte Videoeingangssignal aufgemultiplext sind, aufweist, wobei die Feldzeiterzeugungsmittel (101) ein Feldzeitsignal an der Videolinie erzeugen, welche mit der spezifischen Videolinie zusammenfällt, die durch die erkannten Daten bezeichnet wird.
- 11. Signaltrennvorrichtung nach Anspruch 9 welche ferner einen Verzögerungschaltkreis (338,339) aufweist zum Verzögern von zumindest einem des digitalen Videosignals und des digitalen Audioausgangssignals, wobei die Verzögerungszeit des Verzögerungsschaltkreises so eingestellt ist dass die Zeitverzögerung welche durch das Multiplexen und die Trennung des Audioausgangssignals im Ver-

gleich zum Videosignal an der spezifischen Videolinie verursacht wurde, kompensiert wird, um die Isochronie des Videoausgangssignals und des Audioausgangssignals wiederherzustellen.

- 12. Signaltrennvorrichtung nach Anspruch 11, welche ferner einen Trennschaltkreis (337) aufweist zum Trennen von Daten welche eine Verzögerungszeit das gemultiplexten digitalen Audiosignals im Vergleich zum Videosignal in der spezifischen Videolinie zeigen, und welche auf das gemultiplexte Videoeingangssignal aufgemultiplext sind, wobei die Zeitverzögerung des Verzögerungsschalkreises entsprechend der durch die Daten eingegebenen Zeitverzögerung eingestellt ist.
- 13. Signaltrennvorrichtung nach Anspruch 7, in der die Feldzeitverzögungsmittel (210, 213) Minimalwert/ Maximalwert Erkennungsmittel (210) aufweisen, zur Erkennung von zumindest einem, des Minimalwerts und des Maximalwerts der Anzahl von Audiodatenmustern in einer spezifischen Periode, und zum Erkennen einer Videolinie an der der Minimalwert oder der Maximalwert erkannt wird, und welche als spezifische Videolinie diejenige Videolinie bestimmt, an der der Minimalwert oder der Maximalwert entdeckt wurde.
- 14. Signaltrennvorrichtung nach Anspruch 13, welche ferner eine Synchronfehlererkennungseinrichtung (211) aufweist zum Erkennen eines Synchronfehlers wenn die Anzahl von Audiodatenmustern ausserhalb eines spezifischen Bereichs oder unterschiedlich von einem spezifischen Wert ist.
- 15. Signaltrennvorrichtung nach Anspruch 14, welche ferner Mittel (214) aufweist zum Kontrollieren der Vorrichtung in einer Weise dass sie neu gestartet wird durch die Erkennung eines Minimalwerts oder Maximalwerts durch die Minimalwert/Maximalwert Erkennungseinrichtung (210) für die spezifische Periode wenn der Synchronfehler durch den Synchronfehlererkennungkreis (211) erkannt wird.

Revendications

- Dispositif de multiplexage d'un signal, pour multiplexer un signal audio numérique sur un signal vidéo numérique, comportant:
 - une mémoire tampon (6) pour stocker de façon temporaire un signal audio numérique d'entrée pour l'ajustage de l'axe du temps; un moyen (2) pour créer un signal de temporisation de multiplexage par la détection d'une période d'un signal de synchronisation d'un signal numérique vidéo d'entrée;

un moyen de formatage du signal audio (7) pour la formation en paquet d'un signal numérique audio sorti de la mémoire de temporisation dans un format adapté au multiplexage selon le signal de temporisation de multiplexage; et

un circuit de multiplexage (8) pour multiplexer le paquet sur le signal vidéo numérique d'entrée selon-le-signal de-temporisation-de-multi-plexage afin d'obtenir un signal vidéo numérique multiplexé,

caractérisé en ce qu'il comporte en outre :

un moyen de création de temporisation de champs (1) pour générer un signal de temporisation de champs qui est une impulsion de temporisation et qui apparaît à une ligne vidéo spécifique dans tous les n champs du signal vidéo, où n signifie un chiffre entier positif; un moyen de détection de la quantité de don-

un moyen de détection de la quantité de données audio (3) pour détecter le nombre d'échantillons de données audio dans la mémoire tampon en réponse au dit signal de temporisation de champs; et

un moyen de prédisposition d'adresses (4) pour prédisposer une adresse de lecture ou une adresse d'écriture de la mémoire tampon afin de maintenir constant le nombre d'échantillons de données audio dans la mémoire tampon de tous les n champs lorsque le nombre détecté des échantillons de données audio est en dehors d'une gamme spécifiée ou est différent d'une valeur spécifiée, alors que le décalage de temps du signal audio multiplexé par rapport au signal vidéo est maintenu constant.

- Dispositif de multiplexage d'un signal selon la revendication 1, comportant en outre un moyen (9) pour faire varier la valeur spécifique afin de faire varier le décalage de temps du signal audio multiplexé par rapport au signal vidéo.
- 3. Dispositif de multiplexage d'un signal selon la revendication 1, dans lequel le moyen de création de temporisation de champs (1) inclut un moyen (1c, 1d) pour détecter la ligne vidéo spécifique du signal vidéo et qui génère le signal de temporisation de champs à la ligne vidéo spécifique dans tous les n champs du signal vidéo, maintenant constant, de cette façon, le décalage du temps du signal audio multiplexé par rapport au signal vidéo à la ligne vidéo spécifique.
- Dispositif de multiplexage d'un signal selon la revendication 3, comportant en outre un circuit de décalage (331, 333) pour faire décaler dans le temps au moins un parmi le signal vidéo numérique d'en-

trée et le signal audio numérique d'entrée, un décalage de temps du circuit de décalage étant choisi afin de maintenir constant le décalage de temps du signal audio multiplexé par rapport au signal vidéo à la ligne vidéo spécifique.

- Dispositif de multiplexage d'un signal selon la revendication 4, dans lequel le décalage de temps du signal-audio-multiplexé-par-rapport-au-signal-vidéoà la ligne vidéo spécifique est égal à 0.
- 6. Disposition de multiplexage d'un signal selon la revendication 4 comportant en outre un moyen (335) pour multiplexer sur le signal vidéo des données représentant au moins un parmi la ligne vidéo spécifique et le délai de temps du signal audio multiplexé par rapport au signal vidéo à la ligne vidéo spécifique.
- 7. Dispositif de séparation de signal pour séparer un signal audio numérique d'un signal vidéo numérique d'entrée multiplexé sur lequel un signal audio numérique est multiplexé, comportant:

un moyen (102; 202) pour générer un signal de temporisation de séparation représentant une position multiplexée du signal numérique audio par rapport au signal numérique vidéo multiplexé;

un moyen (107; 207) pour séparer le signal numérique audio du signal numérique vidéo multiplexé selon le signal de temporisation de séparation;

une mémoire tampon (106, 206) pour stocker de façon temporaire le signal numérique audio séparé pour l'ajustage de l'axe du temps; un circuit de génération d'horloge audio (110; 210) pour générer une horloge audio; et un moyen de contrôle de mémoire (105; 205) pour lire les données audio de la mémoire tampon par l'horloge audio afin d'obtenir un signal audio une sortie,

caractérisé en ce qu'il comporte en outre :

un moyen de génération de temporisation de champs (101; 210; 230) pour générer un signal de temporisation de champs qui est une impulsion de temporisation et qui apparaît à une ligne vidéo spécifique dans tous les n champs du signal vidéo, ou n est un chiffre entier positif; un moyen de détection de la quantité de données audio (103; 203) pour détecter le nombre d'échantillons de données audio dans la mémoire tampon en fonction du signal de temporisation de champs; et

un moyen de prédisposition d'adresses (104; 204) pour prédisposer une adresse de lecture

25

15


20


ou une adresse d'écriture de la mémoire tampon afin de maintenir constant le nombre d'échantillons de données audio dans la mémoire tampon dans tous les n champs lorsque le nombre détecté d'échantillons de données audio est en dehors d'une gamme spécifiée ou est différent d'une valeur spécifiée, alors que le décalage dans le temps du signal audio de sortie-par-rapport-au-signal-vidéo est-maintenu constant.

- 8. Dispositif de séparation de signal selon la revendication 7, comportant en outre un moyen (109) pour faire varier la valeur spécifique afin de faire varier le décalage dans le temps du signal audio de sortie par rapport au signal vidéo.
- 9. Dispositif de séparation de signal selon la revendication 7, dans laquelle le moyen de génération de temporisation de champs (101) comporte un moyen (101c, 101d) pour détecter la ligne vidéo spécifique du signal vidéo et qui génère le signal de temporisation des champs à la ligne vidéo spécifique dans tous les n champs du signal vidéo, de façon à maintenir constant le décalage dans le temps du signal audio de sortie par rapport au signal vidéo à la ligne vidéo spécifique.
- 10. Dispositif de séparation de signal selon la revendication 9, comportant en outre un circuit de séparation (337) pour séparer des données représentant la ligne vidéo spécifique multiplexée sur le signal numérique vidéo d'entrée multiplexé, dispositif dans lequel le moyen de génération de temporisation de champs (101) génère le signal de temporisation de champs à la ligne vidéo spécifique qui coîncide avec la ligne vidéo spécifiée identifiée par les données détectées.
- 11. Dispositif de séparation de signal selon la revendication 9, comportant en outre un circuit de décalage (338,339) pour décaler dans le temps au moins un parmi le signal vidéo numérique et le signal audio numérique de sortie, un décalage dans le temps du circuit de décalage étant disposé de façon à compenser pour le décalage dans le temps qui est causé par le multiplexage et la séparation du signal audio de sortie et du signal vidéo à la ligne vidéo spécifique afin de récupérer l'isochronie du signal vidéo de sortie et du signal audio de sortie.
- 12. Dispositif de séparation de signal selon la revendication 11, comportant en outre un circuit de séparation (337) pour séparer des données représentant un décalage dans le temps du signal audio numérique multiplexé par rapport au signal vidéo numérique dans la ligne vidéo spécifié, données qui sont multiplexées sur le signal vidéo numérique

multiplexé d'entrée, dans lequel le décalage de temps du circuit de décalage est disposé selon le décalage dans le temps identifié par les données.

- 13. Dispositif de séparation de signal selon la revendication 7, dans lequel le moyen de génération de temporisation de champs (210, 213) comporte un moyen de détection de valeur minimum/valeur maximum (210) pour détecter au moins un parmir la valeur minimum et la valeur maximum du nombre détecté d'échantillons de données audio dans une période spécifique et pour détecter la ligne vidéo à laquelle la valeur minimum ou la valeur maximum est détectée et qui détermine la ligne vidéo à laquelle la valeur minimum ou la valeur maximum a été détectée en tant que ligne vidéo spécifique.
- 14. Dispositif de séparation de signal selon la revendication 13, comportant en outre un circuit de détection d'erreurs synchrones (211) pour détecter une erreur synchrone lorsque le nombre détecté d'échantillons de données audio est en dehors d'une gamme spécifiée ou est différent d'une valeur spécifiée.
- 15. Dispositif de séparation de signal selon la revendication 14, comportant en outre des moyens (214) pour contrôler ledit appareil afin de redémarrer après la détection d'une valeur minimum ou d'une valeur maximum par le moyen de détection de valeur minimum/valeur maximum (210) pour la période spécifiée lorsque l'erreur synchrone est détectée par le circuit de détection d'erreurs (211).









Fig. 3



let a me

.

.

i de la